Description: Job Title: System IP Design Verification Engineer Duration: 6 Months Location: Austin, TX ... role along withHands on UVM, system Verilog and TestbenchGate Level simulation ...
7 days ago
Description: Title: Senior System IP Design Verification Engineer (Contract)Duration: Through 09 ... a Senior Staff System IP Design Verification Engineer to lead verification ... efforts for advanced System IP ...
a day ago