Where
Where

Jobs and careers for entry level data engineer in Austin (2 jobs)

Company
Schedule
Employment
Source
Location
Sort by:
  • BayOne Solutions
  • Austin
... : Senior System IP Design Verification Engineer (Contract)Duration: Through 09/12 ... Staff System IP Design Verification Engineer to lead verification efforts for ... in UVM, SystemVerilog, and gate-level simulation (GLS). Key ResponsibilitiesDevelop reusable ...
4 days ago
  • BayOne Solutions
  • Austin
... Title: System IP Design Verification Engineer Duration: 6 Months Location: Austin, TX ... UVM, system Verilog and TestbenchGate Level simulation Primary skillsRTL designMajority of ... work will be on Gate level simulationThis will be a ands on ...
10 days ago