... 're looking for a Senior Staff System IP Design Verification Engineer to ... lead verification efforts for advanced System IP (coherent interconnects, caches). This ... in UVM, SystemVerilog, and gate-level simulation (GLS). Key ResponsibilitiesDevelop reusable ...
17 hours ago
Description: Job Title: System IP Design Verification Engineer Duration: 6 ... withHands on UVM, system Verilog and TestbenchGate Level simulation Primary skillsRTL designMajority ... work will be on Gate level simulationThis will be a ands on ...
6 days ago