Where

Design Verification Engineer

Innovise IT LLC
Austin Full-day Temporary

Description:

Role:Design Verification Engineer Duration: 12+ MonthsLocation:Bay Area, CA or Austin, TX || Onsite Role Job Description-: About the Role We are seeking an experiencedDesign Verification Engineerwith deep expertise inSystem-on-Chip (SoC) designandUVM-based verification. The ideal candidate will take ownership of developing, implementing, and maintaining advanced verification environments for complex SoC architectures. You will work closely with design, architecture, and software teams to deliver
Nov 5, 2025;   from: dice.com

Similar jobs

Description: Title: Design Verification Engineer Onsite Mandatory skills: IO, PHY verification,IP verification, UVM, SystemVerilog, testbenches ... , tests,verification plan, Lead Formal verification, RTL verification,Comprehend AMS, Firmware, design spec, DV ...
3 days ago
  • Cynet Systems
  • Austin
... for Design Verification Engineer for our client in Austin, TX Job Title: Design Verification Engineer Job ... Location: Austin, TX Job Type: Contract Job Description:The Design Verification Engineer ...
3 days ago
  • Infoyogi LLC
  • Austin
Description: Design Verification Engineer 100% Onsite Role ... are seeking a seasoned verification lead with expertise or significant ... interest in IO/PHY verification. You have had ... significant success drivingIP verification, UVM and SystemVerilog. ...
3 days ago
  • Wise Equation Solutions Inc.
  • Austin
Description: 8+ years of experience in ASIC/SoC verification.Strong hands-on experience with SystemVerilog and UVM methodology.Proficiency in testbench architecture, stimulus generation, and scoreboard implementation.Experience with major EDA tools such ...
24 days ago