Where

Verification Engineer (Verilog, System Verilog, C/C++ based verification, UVM) - ONSITE JOB - INDEPENDENT CONSULTANTS ONLY - C2H

MethodHub
Austin Full-day Full-time

Description:

Location : 100% onsite in either Austin TX OR Sunnyvale, CA Length: 6-month Contract-to-Hire : Visa - There are no visa restrictions (H1's need a copy of I-797 showing MethodHub Software as the petitioner Need to be local to either Austin or Sunnyvale, the final interview is onsite. Mandatory Experience: 7 + years experience in architecting and implementing Design Verification infrastructure and executing the complete verification cycleExperience in the development of UVM based verification e
Apr 21, 2025;   from: dice.com

Similar jobs

  • Sagatianz Inc
  • Austin
Job role: DV Must have good knowledge on the verification flows Experience in debug skills and problem-solving attitude. Complex test-bench/model in Verilog, System Verilog or SystemC Working on Functional Verification, SoC Verification, Emulation Go...
21 days ago

Description:

Method Hub is Looking for Verification Engineer - Contract to Hire at 100% onsite in either Austin TX OR Sunnyvale, CA. Need to be local to either Austin or Sunnyvale, the final interview is onsite. Mandatory Experience: 7 + years ...
4 days ago
  • TecHobbit
  • Austin

Description:

Title: Verification Engineer Location: Bay Area, CA/Austin, TX (Onsite) Duration: 12 months with possible extension Requirement: Should be good in hands-on using SV/UVM. AMBA (especially AXI is a must) Experience in updating sequence, ...
30 days ago

Description:

Requirement: Verification JD: Meta is very particular about the 1st 2 items in the JD (hands-on and AXI experience). Should be good in hands-on using SV/UVM. AMBA (especially AXI is a must) Experience in updating sequence, test, ...
28 days ago