... : Senior System IP Design Verification Engineer (Contract)Duration: Through 09/12 ... Staff System IP Design Verification Engineer to lead verification efforts for ... in UVM, SystemVerilog, and gate-level simulation (GLS). Key ResponsibilitiesDevelop reusable ...
4 days ago