Description: Job role: DV Must have good knowledge on the verification flows Experience in debug skills and problem-solving attitude. Complex test-bench/model in Verilog, System Verilog or SystemC Working on Functional Verification, SoC Verification, ...
18 hours ago