Description: Job Title: System IP Design Verification Engineer Duration: 6 ... , TX, USA / San Jose, CA (Hybrid) Note: GLS verification experience, preferably ... role along withHands on UVM, system Verilog and TestbenchGate Level simulation ...
4 days ago