Description: Job Title: System IP Design Verification Engineer Duration: 6 ... role along withHands on UVM, system Verilog and TestbenchGate Level simulation ...
3 days ago
... microservices architecture and event-driven systems Experience with AWS GovCloud and ...
20 hours ago