... 're looking for a Senior Staff System IP Design Verification Engineer to ... lead verification efforts for advanced System IP (coherent interconnects, caches). This ... in UVM, SystemVerilog, and gate-level simulation (GLS). Key ResponsibilitiesDevelop reusable ...
17 hours ago