... is looking for Design Verification Engineer SOC at Round Rock, TX ... the details: Title : Design Verification Engineer SOC Location : Round Rock, TX ... , SystemVerilog/UVM methodologyExperience in EDA tools and scripting (Python, TCL, Perl ...
23 hours ago