Description: Key Responsibilities Define and own the RTLarchitecturefor high-speed and many lanes SERDES IPs. Lead RTLdesign, coding, and integrationof SERDES blocks. Collaborate with analog, verification, PD, and validation teamsto ensure seamless  ...         
        
                4 days ago