Description: ROLE : SR. DATA Engineer LOCATION :- Austin, TX Visa status: ...
7 hours ago
Description: 8+ years of experience in ASIC/SoC verification.Strong hands-on experience with SystemVerilog and UVM methodology.Proficiency in testbench architecture, stimulus generation, and scoreboard implementation.Experience with major EDA tools such ...
6 hours ago