... . Understand design specs and develop test plans based on functional and ... UVM/System Verilog-based verification environments for IP/subsystem/SoC level ...
8 days ago
... and execute performance tests using an automated testing environment and conduct analysis ...
2 days ago