... . Understand design specs and develop test plans based on functional and ... UVM/System Verilog-based verification environments for IP/subsystem/SoC level ...
11 days ago
Get new test environment lead jobs in Austin by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.